Abstract: This part is a continuation of the first and second parts of my paper. In a previous work, symmetry indices have been related to regular logic circuits for the realization of logic functions. In this paper, a more general treatment that produces 3D regular lattice circuits using operations on symmetry indices is presented. A new decomposition called the Iterative Symmetry Indices Decomposition (ISID) is implemented for the 3D design of lattice circuits. The synthesis of regular two-dimensional circuits using ISID has been introduced previously, and the synthesis of area-specific circuits using ISID has been demonstrated. The new multiple-valued ISID algorithm can have several applications such as: (1) multi-stage decompositions of multiplevalued logic functions for various lattice circuit layout optimizations, and (2) the new method is useful for the synthesis of ternary functions using three-dimensional regular lattice circuits whenever volume-specific layout constraints have to be satisfied.
Introduction
Decomposition is a major method that is used for the synthesis of logic circuits [1, 2, 3, 4, 5, 6] . Various decomposition techniques have been developed to synthesize logic functions. For example, logic circuits were synthesized using symmetric indices that characterize certain function symmetries like in symmetric networks [4] , Akers arrays [7] , and lattice circuits [1] . Another decomposition method that has been widely used for the synthesis of logic functions utilizes function expansions such as Decision Trees (DTs) [6] and Decision Diagrams (DDs) [8, 6, 9] . Other synthesis methods include the use of function synthesis and minimizations to produce 2-, or multi-level Sum-Of-Products (SOP) or Exclusive-Sum-Of-Products (ESOP) logic circuits [5] .
In this paper, a new method of synthesizing logic functions in 3D space is presented. The new decomposition is called Iterative Symmetry Indices Decomposition (ISID) [10, 11] . This decomposition uses iterative operations on symmetric indices [4] to produce a logic circuit which is made of interconnects between different sub-circuits, and each of the interconnected sub-circuits is synthesized using different sets of symmetric indices. The new method can be used for the synthesis of ternary functions using three-dimensional regular lattice circuits whenever volume-specific layout constraints have to be satisfied The remainder of this paper is organized as follows: preliminaries on symmetry indices are presented in Section 2. The application of symmetry indices to the design of lattice circuits is presented in Section 3. The 3D ISID decomposition is presented in Section 4. Conclusions and future work are presented in Section 5.
Symmetry Indices
It is known in logic synthesis that certain classes of logic functions exhibit specific types of symmetries [4, 5] . Such symmetries include symmetries between different functions under negation, symmetries within a logic function under the negation of its variables, and symmetries within a logic function under the permutation of its variables [5] . One method to characterize a symmetry that might exist in a logic function is using symmetry indices [4] . Example 1 illustrates the idea of symmetry indices.
Example 1. The following K-map represents symmetric function F abb c¨ac. In Table 1 , a symmetry index S i specifies a K-map cell that counts value "1" in the specified minterm i number of times.
Definition 1.
A single index symmetric function, denoted as S k´x 1 x 2 x n µ has value 1 when exactly k of its n inputs are equal to 1, and exactly´n kµ of its remaining inputs are 0. Definition 2. The elementary symmetric functions of n variables are: (1)
It has been shown [7] that a function which is not symmetric can be symmetrized by repeating its variables. This method of variable repetition transforms the values of K-map cells which make the function non-symmetric into don't cares which make the function symmetric.
Example 2. The following K-map demonstrates the symmetrization by repeating the variables of non-symmetric Boolean function: F a · b. 
One notes that while in Table 2 (a) conflicting values occur for symmetry index S 1 in minterms ab and ab and thus producing non-symmetric function, nonconflicting values are produced for the same non-symmetric function in Table 2(b) by repeating variable a two times.
An Application of Symmetry Indices: Lattice Circuits
Different applications of symmetry indices for the synthesis of logic functions have been previously shown. This includes symmetric networks [4] , Akers arrays [7] , and lattice circuits [1] .
The concept of lattice circuits for switching functions involves three components: (1)expansion of a function that corresponds to the root in the lattice, which creates several successor nodes of the expanded node, (2) joining (collapsing) of several nodes to a single node, which is the reverse operation of the expansion process, and (3) regular geometry to which the nodes are mapped. It has been shown [7] that every non-symmetric function can be symmetrized by repeating its variables. Therefore, since a single variable corresponds to a single level in the lattice circuit, repeating variables produces a repetition of levels in a lattice circuit.
In general, three main factors control the size of a lattice circuit that realizes non-symmetric functions [1] : (1) expansion types that are used in the internal nodes, (2) order of variables upon which functions are expanded in each level of the lattice, and (3) the choice of repeated variables. Consequently, various opti-mization methods have been addressed for an optimal choice of the three factors mentioned above to minimize the size of a lattice circuit.
In general, it has been shown [1] that to reserve the fully regular realization of expansions over n th radix, it is sufficient to join n nodes in n-dimensional space to obtain the corresponding lattice circuits. For instance, it is sufficient in the binary case to join two nodes. Analogously, it is sufficient in the ternary case to join three nodes to form the corresponding 3D lattice circuits. Fully symmetric ternary functions do not need any joining operations to repeat variables in order to realize them in three-dimensional lattice circuits. Figure 2 shows the close relationship between 3D lattice circuits and ternary symmetry indices [1] : ternary symmetry indices are the sets of all possible paths from leaves to the root of a 3D lattice circuit. Note that each internal node in Figure 2 is a ternary Shannon node which is a 3-to-1 multiplexer whose output goes in three directions.
Lattice Circuit Synthesis Using Iterative Symmetry Indices Decomposition (ISID)
Realizing non-symmetric functions using lattice circuits demands the repetition of variables [1] . In many cases, one has to repeat variables so many times that will result in a big size lattice circuit that does not fit the specified area (or volume in the case of three-dimensional lattice circuits). On the other hand, one can re-route the interconnects between the internal nodes of the lattice circuit using optimization methods in a way such that the structure will ultimately fit into the specified layout space. Yet, this process will make the interconnects between cells of many different lengths, and consequently "strips" the lattice circuit from one of its important features; all the interconnects are of equal length. In current and future circuit layout, most of circuit area is occupied by local and global interconnects, and the delay of interconnects is responsible for about 40-50% or more of the total delay associated with a circuit. Thus, maintaining equal length of local interconnects will minimize the total length of the used wires and consequently minimize the delay and power consumed. This idea of maintaining interconnects of equal length for a large size lattice circuit that does not fit specific layout boundaries can be achieved using Iterative Symmetry Indices Decomposition (ISID) as follows [10, 11] : Suppose one has a k-map of a non-symmetric Boolean function. This means that conflicting values of "0" and "1" exist within some symmetry indices S i . One way of removing such conflicting values is to repeat variables. Another way of removing such conflicting values is to decompose the non-symmetric function into a symmetric part superimposed with an error part. 
(b) (c) Fig. 2 . Three-dimensional lattice circuit for ternary functions of three 3-valued variables: (a) threedimensional lattice circuit made of 3-to-1 inter-connected multiplexers, (b) sets of ternary symmetry indices, and (c) the ternary natural-encoded map interpretation of the ternary symmetry indices. The error part can be then iteratively decomposed into a "superposition" of two parts. The "superposition" of the decomposed parts to produce the total function can be done using the Exclusive-OR (¨) operator or the Equivalence operator (ª).
The following procedure (steps) demonstrates the ISID decomposition:
(1) For a given area (or volume) specifications, synthesize a non-symmetric function using a lattice circuit by repeating variables.
(2) If repeating variables will force the lattice circuit to grow out of the layout boundaries, decompose the non-symmetric function into two super-imposed parts: a symmetric part and an error part (the error part can be alternatively named as the correction part). The original function is equal to the Exclusive-OR (¨) or the Equivalence (ª) of the two decomposed functions. This is denoted as¨-ISID and ª-ISID, respectively. Since there are many possible ways to obtain a symmetric function from the original nonsymmetric function using ISID, one can choose a symmetric part by using the optimization criterion of Hamming distance: choose the minimum number of changes of function values that are needed to transform the non-symmetric Boolean function into a symmetric one.
(3) Synthesize the symmetric part using a lattice circuit. If the synthesis fits layout boundaries then synthesize the error function.
(4) If the resulting synthesis does not fit layout boundaries go to step (2), and perform in serial-mode a single decomposition of the symmetric or error subfunctions, or perform in parallel-mode a multi-decomposition on all symmetric and error sub-functions.
(5) Repeat step (4) until the synthesis fits the layout boundaries. Figure 3 shows the synthesis of F using 2D lattice circuit which required the repetition of a variable (b in this case) to remove the non-symmetrization. One notes that the lattice circuit in Figure 3 is made up of 15 2-to-1 multiplexers. Each 2-to-1 multiplexer consists of three logic gates. Thus Figure 3 is made up of a total of 45 logic primitives. The same non-symmetric function can be synthesized using¨-ISID as follows: Where F1 realizes the symmetric part and F2 realizes the error part. Note that in Figure 4 one has six 2-to-1 multiplexers and three primitives namely AND, OR, and XOR. Thus one has a total of 6 ¡3·3 21 logic primitives. Consequently, by comparing the total number of gates needed in Figure 4 to those in Figure 3 , one observes that we economized a total of 45 21 24 Boolean logic primitives.
Example 3 illustrates ISID for Boolean functions. Example 3. For the non-symmetrization function F,
On the other hand, if one uses ª-ISID we obtain the decomposition in Figure   5 (a) and the synthesis of the non-symmetric function as shown in Figure 5(b) . The cost of the lattice circuit in Figure 5 (b) is 21 logic primitives which is the same as of Figure 4 . One observes that 2-level Sum-Of-Product (SOP) circuits have been used to synthesize the error functions in Figures 4 and 5(b) , respectively. This choice has the advantage of the use of minimal number of logic primitives, but has the disadvantage of transforming the lattice circuit from a fully-regular structure where only one type of primitives has been used (namely 2-to-1 multiplexer) to "semiregular" structure where many different logic primitives have been used, namely 2-to-1 multiplexer, AND, and OR gates. To retain full regularity in terms of using one type of logic primitives, one can synthesize the error function using a separate multiplexer-based logic circuit like a Binary Decision Tree (BDT) [6] for instance.
This idea is demonstrated in Figure 5 (c) using the ª-ISID Shannon lattice circuit from Figure 5(b) . One observes that the circuit in Figure 5 (c) has 10 2-to-1 multilpexers and thus has 10¡ ¡ ¡3 = 30 Boolean gates, which is still less than the total number of gates obtained in Figure 3 . Using the procedure for the ISID decomposition, one can have a complicated decomposed structure that fits certain specifications. The following extends the ISID algorithm to the case of 3D space where the three-dimensional logic synthesis introduced is implemented using the ternary radix of Galois field shown in Table  3 . Table 3 . Analogously to the binary case of 2D ISID, this section will introduce the threedimensional lattice circuit of ternary functions using ISID. The same idea of 2D ISID can be used for 3D ISID by using the algebraic equations over GF(3) to decompose the corresponding three-valued input three-valued output maps. These equations are shown as follows:
Example 4. Lets us apply the ternary version of ISID to decompose the map in Table 4 . Table 4 . Map for non-symmetric ternary function.
Using the definition of ternary symmetric indices from Figures 2(b) and 2(c), one can observe that the ternary non-symmetric map shown in Table 4 can be decomposed using the ISID procedure to a symmetric part and non-symmetric part. Yet, in the contrast to the binary case where this can be done only in one specific EXOR expression, ISID can be done in the multiple-valued case in many different ways. This can be illustrated in Example 4 since the cell with a 0 b 2 c 2 has the value of "0". To produce a symmetric part, the value of the cell a 0 b 2 c 2 has to have the value of "1". Consequently there are two possibilities for this. The first one follows Equation (6): 1 · GF´3µ 1 · GF´3µ 1 0, and the second possibility follows the algebraic equation from Table 3(a): 1 · GF´3µ 2 0. Thus two possible ternary map decompositions follow as shown in Figure 6 , and consequently two possible three-dimensional lattice circuits can be implemented using the ternary ISID decomposition as shown in Figure 7 . One notes that, for the non-symmetric function in Table 4 , one needs to repeat one of the variables in order to realize such non-symmetric ternary function using a three-dimensional lattice circuit.
The process of variable repetition in a 3D lattice circuit will impose the addition of many new internal cells, depending on the variables chosen to be repeated, and in the worse case one has to repeat variables so many times that the final threedimensional lattice circuit will not fit the 3D volume boundaries, analogous to the binary case. On the other hand, the structures in Figure 7 do not need to repeat variables because the ternary error part is realized in Galois Field Sum-Of-Product (GFSOP) circuit. This can reduce substantially the number of nodes that are needed for highly non-symmetric ternary functions. Yet, the trade off here is that, while we have a totally regular structure in the case of large 3D lattice structures where one uses only one type of internal nodes and only one type of interconnects, we have now (as in Figure 7 ) a semi-regular circuit which is composed of two parts: (1) the error part which is not totally regular in general, and (2) the symmetric part which is made of 3D totally regular lattice circuit.
Three-dimensional circuit synthesis using ternary ISID can be iteratively performed in either serial-mode or parallel-mode. Figure 8 shows a flowchart that illustrates the serial-mode versus parallel-mode synthesis using ternary ISID. The result of such 3D ISID will be the decomposition of a large 3D lattice circuit into superimposed smaller 3D lattice circuits as shown in Figures 9(c) and 9(d) . The iterative use of ISID in a serial mode or parallel mode will "chop" the 3D cube lattice into 3D pyramids as illustrated in Figures 9(c) and 9(d) (in contrast to the binary case where the iterative use of ISID in a serial mode or parallel mode will "chop" the 2D rectangular layout into 2D triangles as shown in Figures 9(a) and 9(b) ).
Note that in a ternary ISID (e.g., Figure 7 ) the error part can be realized in a 3D lattice circuit with variable repetition if the error function is non-symmetric or without any variable repetition if the error function is symmetric, and thus one can maintain full regularity in the total interconnected structure that includes both the error part and the symmetric part, since one will use only one type of internal nodes and only one type of internal interconnects. 
Conclusions and Future Work
A new decomposition, Iterative Symmetry Indices Decomposition (ISID), for the synthesis of logic functions in 3D lattice circuits in a 3D space is presented. This decomposition superimposes iteratively a symmetric part and an error-part of an arbitrary non-symmetric function.
It has been shown that most of circuit area is occupied by local and global interconnects, and the delay of interconnects is responsible for about 40-50 % or more of the total delay associated with a circuit. Terefore, maintaining, as possible, equal length local interconnects in a large size lattice circuit, for specific layout constraints, will minimize the total length of wire used and consequently minimize the delay and power consumed. This idea of maintaining interconnects of equal length for a large size lattice circuit that does not fit specific 2D or 3D layout boundaries can be achieved using ISID. Thus, similarly to the binary case, the new method is useful for the synthesis of ternary functions using three-dimensional regular lattice circuits whenever volume-specific boundary constraints have to be implemented.
Future work will include items such as: (1) investigating the use of various optimization algorithms to obtain minimal-size 3D lattice circuits utilizing two meth- ods: (a) optimal selection of the order of control variables, and (b) optimal selection of the types of internal decomposition nodes, (2) conducting the potential application of the new spectral-based 3D logic lattices using 3D cubical Crystal Lattices and other types of 3D Crystal Lattices (e.g., the Body Centered Cubic (BCC) Crystal Lattices and Face Centered Cubic (FCC) Crystal Lattices), and (3) the investigation of the physical implementation of the new three-dimensional lattice circuits using Single Electron Transistor (SET) and Quantum Dot (QD) technologies.
